HOME > Abstract

[PDF Full Text (740KB)]

Simulated Fault Injection Using Simulator Modification Technique
Jongwhoa Na, and Dongwoo Lee
Abstract :	In the current very deep submicron technology era, fault tolerant mechanisms perform an essential function to cope with the effects of soft errors. To evaluate the effectiveness of the fault tolerant mechanism, reliability engineers use simulated fault injections using either saboteur modules or mutants in the simulation model. However, the two methods suffer from both inefficiency in the simulation mechanism and difficulties with the experimental setups. To overcome these inefficiencies, we propose the Verilog-based simulated fault injection (VFI) technique. VFI has the following advantages. First, modification of the design model is unnecessary. Second, the fault injection simulation procedure is simple and efficient. Third, various types of fault injection experiments can be performed. To evaluate the effectiveness of the proposed methodology, we developed a VFI environment using the ICARUS Verilog Simulator. From the experimental results, we were able to qualitatively evaluate the reliability of the target simulation models and to assess the effectiveness of the employed fault-tolerance mechanisms.
Key word :	Simulated fault injection, reliability, Verilog simulation, system-on-a-chip.
DOI :	http://dx.doi.org/10.4218/etrij.11.0110.0106
Cite this :	Jongwhoa Na, and Dongwoo Lee, "Simulated Fault Injection Using Simulator Modification Technique," ETRI Journal, vol. 33, no. 1, Feb. 2011, pp. 50-59. http://dx.doi.org/10.4218/etrij.11.0110.0106
References :	1. L. Anghel et al., "Multi-level Fault Effects Evaluation," Radiation Effects on Embedded System, Springer, 2007, pp. 69-88. 2. D.W. Lee and J.W. Na, "A Novel Simulation Fault Injection Method for Dependability Analysis," IEEE Design & Test Computers, vol. 26, no. 6, Nov. 2009, pp. 50-61. 3. Y. Yu and B.W. Johnson, "Fault Injection Techniques," in Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation, A. Benso and P. Prinetto, Eds., Kluwer Academic Publishers, 2003, pp. 7-39. 4. M.C. Hsueh, T.K. Tsai, and R.K. Iyer, "Fault Injection Techniques and Tools," Computer, vol. 30, no. 4, Apr. 1997, pp. 75-82. 5. D. Gil et al., "VHDL Simulation-Based Fault Injection Techniques," in Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation, A. Benso and P. Prinetto, Eds., Kluwer Academic Publishers, 2003, pp. 159-176. 6. P.S. Roop, A. Sowmya, and S. Ramesh, "Forced Simulation: A Technique for Automating Component Reuse in Embedded Systems," ACM Trans. Design Auto. Electron. Syst., vol. 6 no. 4, Oct. 2001, pp. 602-628. 7. W. Savage, J. Chilton, and R. Composano, "IP Reuse in the System on a Chip Era," Proc. 13th Int. Symp. Syst. Synthesis, Madrid, Spain, Sept. 2000, pp. 2-7. 8. "IEEE Standard for Verilog Hardware Description Language," IEEE Computer, Apr. 2006. 9. W.J. Koh, D.W. Lee, and J.W. Na, "Cost Efficient Fault Tolerant Dual Processor for Soft Errors," submitted for publication. 10. B.Y. Kim, "Base ARM Technical Report," Technical Report, Korea Aviation Univ., 2009. 11. S. Williams and M. Baxter, "Icarus Verilog: Open-Source Verilog More Than a Year Later," Linux J., vol. 2002, no. 99, Jul. 2002. 12. T.J. Slegel et al, "IBM’s S/390 G5 Microprocessor Design," IEEE Micro., vol. 19, no. 2, Mar/Apr. 1999, pp. 12-23. 13. H. Ando et al., "A 1.3-GHz Fifth-Generation SPARC64 Microprocessor," IEEE J. Solid State Circuits, vol. 38, no. 11, Nov. 2003, pp. 1896-1905. 14. M.R. Guthaus et al., "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," IEEE 4th Annual Workshop Workload Characterization, Austin, TX, 2001, pp. 3-14. 15. D. Seal, ARM Architecture Reference Manual, Addison-Wesley Professional, 2001, pp. 2-9. 16. L. Li et al., "Toward Distributed Verilog Simulation," Int. J. Simulation Syst. Sci. Technol., vol. 4, no. 3-4, 2003, pp. 44-54. 17. L. Zhu et al., "Parallel Logic Simulation of Million-Gate VLSI Circuits," Proc. 13th IEEE Int. Symp. Modeling, Anal. Simulation Computer Telecom. Syst., GA, USA, Sept. 2005, pp. 521-524. 18. Shubu Mukherjee, Architecture Design for Soft Errors, Morgan Kaufmann Publishers, 2007, pp.149-150, 154. 19. C.T. Weaver et al., "Reducing the Soft-Error Rate of a High-Performance Microprocessor," IEEE Micro., vol. 24, no. 6, Nov.-Dec. 2004, pp. 30-37.
Reader   Evaluation :	Important   Innovative   Insightful   Useful

This article has been downloaded 2,062 times.

ETRI Journal Vol.33, No.1

Regular Papers

	Downlink Transmit Power Allocation in Soft Fractional Frequency Reuse Systems
	Donghee Kim, Jae Young Ahn, and Hojoon Kim ETRI Journal, vol.33, no.1, Feb. 2011, pp.1-5 http://dx.doi.org/10.4218/etrij.11.0110.0141
	Measurement and Explanation of DC/RF Power Loci of an Active Patch Antenna
	Neil J. McEwan, Nazar T. Ali, Kahtan A. Mezher, Elmahdi A. El-Khazmi, and Raed A. Abd-Alhameed ETRI Journal, vol.33, no.1, Feb. 2011, pp.6-12 http://dx.doi.org/10.4218/etrij.11.0110.0144
	Highly Miniaturized On-Chip 180° Hybrid Employing Periodic Ground Strip Structure for Application to Silicon RFIC
	Young Yun ETRI Journal, vol.33, no.1, Feb. 2011, pp.13-17 http://dx.doi.org/10.4218/etrij.11.0110.0146
	Flexible Protocol Reconfiguration for Emergency Communication Systems
	Ji Zhang, Hai Li, and Shujuan Hou ETRI Journal, vol.33, no.1, Feb. 2011, pp.18-26 http://dx.doi.org/10.4218/etrij.11.1510.0008
	Improved Single-Tone Frequency Estimation by Averaging and Weighted Linear Prediction
	Hing Cheung So, and Hongqing Liu ETRI Journal, vol.33, no.1, Feb. 2011, pp.27-31 http://dx.doi.org/10.4218/etrij.11.0110.0138
	Interlayer Engineering with Different Host Material Properties in Blue Phosphorescent Organic Light-Emitting Diodes
	Jonghee Lee, Jeong-Ik Lee, Joo-Won Lee, and Hye Yong Chu ETRI Journal, vol.33, no.1, Feb. 2011, pp.32-38 http://dx.doi.org/10.4218/etrij.11.0110.0172
	Structure Learning in Bayesian Networks Using Asexual Reproduction Optimization
	Ali Reza Khanteymoori, Mohammad Bagher Menhaj, and Mohammad Mehdi Homayounpour ETRI Journal, vol.33, no.1, Feb. 2011, pp.39-49 http://dx.doi.org/10.4218/etrij.11.0110.0114
	Simulated Fault Injection Using Simulator Modification Technique
	Jongwhoa Na, and Dongwoo Lee ETRI Journal, vol.33, no.1, Feb. 2011, pp.50-59 http://dx.doi.org/10.4218/etrij.11.0110.0106
	Secure and Efficient Code Encryption Scheme Based on Indexed Table
	Sungkyu Cho, Donghwi Shin, Heasuk Jo, Donghyun Choi, Dongho Won, and Seungjoo Kim ETRI Journal, vol.33, no.1, Feb. 2011, pp.60-70 http://dx.doi.org/10.4218/etrij.11.0110.0056
	Hardware Digital Color Enhancement for Color Vision Deficiencies
	Yu-Chieh Chen, and Tai-Shan Liao ETRI Journal, vol.33, no.1, Feb. 2011, pp.71-77 http://dx.doi.org/10.4218/etrij.11.1510.0009
	Touch TT: Scene Text Extractor Using Touchscreen Interface
	Jehyun Jung, SeongHun Lee, Min Su Cho, and Jin Hyung Kim ETRI Journal, vol.33, no.1, Feb. 2011, pp.78-88 http://dx.doi.org/10.4218/etrij.11.1510.0029
	Construction and Rendering of Trimmed Blending Surfaces with Sharp Features on a GPU
	Dae-Hyun Ko, Jieun Lee, Seong-Jae Lim, and Seung-Hyun Yoon ETRI Journal, vol.33, no.1, Feb. 2011, pp.89-98 http://dx.doi.org/10.4218/etrij.11.1510.0091
	A Weighted Feature Voting Approach for Robust and Real-Time Voice Activity Detection
	Mohammad Hossein Moattar, and Mohammad Mehdi Homayounpour ETRI Journal, vol.33, no.1, Feb. 2011, pp.99-109 http://dx.doi.org/10.4218/etrij.11.1510.0158
	User Adoption Model under Service Competitive Market Structure for Next-Generation Media Services
	Hyori Jeon, Yonghee Shin, Munkee Choi, Jae Jeung Rho, and Myungseuk Kim ETRI Journal, vol.33, no.1, Feb. 2011, pp.110-120 http://dx.doi.org/10.4218/etrij.11.0110.0160

Letters

	Decoupling Method Between Digital Signals on FPCB and Mobile Handset Antenna
	Joonchul Kim, and Hyeongdong Kim ETRI Journal, vol.33, no.1, Feb. 2011, pp.121-124 http://dx.doi.org/10.4218/etrij.11.0210.0268
	Oscillator with High Harmonic Suppression Using Split Quarterwave Microstrip Resonator
	Hoyun Cho, Minho Go, YunHyun Jo, and Hyodal Park ETRI Journal, vol.33, no.1, Feb. 2011, pp.125-127 http://dx.doi.org/10.4218/etrij.11.0210.0158
	File Format Design for Interactive Music Service
	Inseon Jang, Jeongil Seo, and Kyeongok Kang ETRI Journal, vol.33, no.1, Feb. 2011, pp.128-131 http://dx.doi.org/10.4218/etrij.11.0210.0129
	A Study of Ferroelectric Properties of the Oscillator Model of PZT-22
	Ikechi Augustine Ukaegbu, and Vladimir Nikolaevich Borodulin ETRI Journal, vol.33, no.1, Feb. 2011, pp.132-135 http://dx.doi.org/10.4218/etrij.11.0210.0147
	Analysis of PLR for Shared Switch Fabrics
	Chankyun Lee, and June-Koo Kevin Rhee ETRI Journal, vol.33, no.1, Feb. 2011, pp.136-139 http://dx.doi.org/10.4218/etrij.11.0210.0168
	A Twin Symbol Encoding Technique Based on Run-Length for Efficient Test Data Compression
	Jaeseok Park, and Sungho Kang ETRI Journal, vol.33, no.1, Feb. 2011, pp.140-143 http://dx.doi.org/10.4218/etrij.11.0210.0154